11-01-00

PTO/SB/05 (12/97)

Approved for use through 09/30/00. OMB 0651-0032

Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number

UTILITY PATENT APPLICATION TRANSMITTAL

Please type a plus sign (+) inside this box → +

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Attorney Docket No. TI-26738

First Named Inventor or Application Identifier Eric J. Stotzer, et al.

Title Methods and Apparatus for Reducing the Size of Code With an Exposed Pipeline by Encoding NOP Operations as Instruction Operands

	***************************************		Express N	lail Label	No.	F	547742154		ر
		N ELEMENTS g utility patent application cont	ents	ADD	RESS	S TO:	Assistant Commiss Box Patent Applica Washington, DC 20	tion	. P. T.
	ransmittal Form (e. t an original, and a dup	g., PTO/SB/17) vlicate for fee processing)		6.		Microfiche	e Computer Program (A	ppendix)	0.5 7024
	red arrangement se		22	<i>1</i> 7.		eotide and/o plicable, all	or Amino Acid Sequence necessary)	e Submission	09/
1	riptive title of the Inv s References to Rel				a.		Computer Readable (Сору	j,
l	ment Regarding Fe	•			b.		Paper Copy (identical	I to computer copy	<i>ı</i>)
	ground of the Inven				C.		Statement verifying ic	dentical of above of	opies
	Description of the E				ACC	OMPAN	IYING APPLICA	TION DADT	·e
- Detai	led Description					Oilli Ai	TING AFFEIGA	TION FARI	3
- Claim	• /			8.	X	Assignme	ent Papers (cover sheet	& Documents(s))	
	act of the Disclosur	e				<u> </u>	_		_
3. X Drawin	ng(s) <i>(35 USC d113</i>)) [Total Sheets	5	<i>]</i> 9.			3.73(b) Statement ere is an assignee)	X Power of Attorney	
4. Oath or Declara	ation	[Total Pages	1	<i>]</i> 10.		English T	ranslation Document (if	applicable)	
a. X	Newly Executed (o	riginal or copy)		11.			n Disclosure t (IDS)/PTO-1449	Copies Citation	
b		application (37 CFR §1.63(d)) visional with Box 17 completed	d)	12.	X	Prelimina	ry Amendment		
	[Note Bo	ox 5 below]		13.	X		eceipt Postcard (MPEP e specifically itemized)	503)	
i.		ON OF INVENTOR(S)		14.		*Small Er		ent filed in prior ap	
	named i	statement attached deleting in n the prior application,	ventor(s)		<u>. </u>	Statemen	/09-12)	till proper and des	sirea
`**	see 37 (CFR §1 63(d)(2) and 1.33(b).		15.			Copy of Priority Docume priority is claimed)	ent(s)	
5. Incorpo	oration By Reference	e (useable if Box 4b is checke e prior application, from which	d)	16.		Other [.]	,		
the oati	h or declaration is s	upplied under Box 4b, is consi	idered as		L	1			
hereby	incorporated by ref	of the accompanying application of the accompanying application.	tion and is	A ne	ew stateme	ent is require	d to be entitled to pay small	l entity fees, except	
17. If a CONTINU	ING APPLICATION	ON, check appropriate box	x and supr	olv the re	re one ha equisite	s been filed ii informatio	n a pnor application and is t in helow and in a pre	being relied upon Ilminani amenc	lment:
□Continuatio			ntinuatio				of prior application	-	mon.
		n: Examiner					roup / Art Unit:		•
		18. CORRI	ESPOND	ENCE /	ADDRE	SS	7311		
X Customer Num	ber or Bar Code La	bel	234	94		or	Correspondence addre	ess below	
		(Insert Custome	er No or Att	ach bar c	ode label	here)			
NAME ADDRESS	Gerald E. La	ws							
CITY		STATE					ZIP CODE		
COUNTRY		TELEPHONE	972-917	-5287			FAX	972-917-441	8
Name (Print/Type)		Gerald E. Laws	, .		Reg	istration N	o. (Attorney/Agent)	39,268	
Signature		1	11	,	1		Date		
		- July	1/300	7		1 0	ctoher 31 2000		,

Burden Hour Statement: This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office. Washington DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO. Assistant Commissioner for Patents, Box Patent Application, Washington, DC 20231.

Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number

FEE TRANSMITTAL

Patent fees are subject to annual revision on October 1.
These are the fees effective October 1, 1997

Small Entity payments must be supported by a small entity statement, otherwise large entity fees must be paid. See Forms PTO/SB/09-12.

Express Mailing Label No.:

EL547742154

Complete If Known

Application Number

Filing Date
October 31, 2000

First Named Inventor
Eric J. Stotzer, et al.

Examiner Name

Group / Art Unit

TOTAL AMOUNT OF PAYMEN	(\$) 986.00		Attorney	Docke	et No.	TI-26738	
METHOD	OF PAYMENT				FEE (ALCULATION (continued)	
	nereby authorized to charge to the following	3.	ADDIT	IONAL	. FEES		
Deposit Account, Deposit Account	20-0668	Large	Entity	Small	Entity		
Number	20-0008	Fee Code	Fee (\$)	Fee Code	Fee (\$)	Fee Description	Fee Paid
Deposit Account Tevas	Instruments Incorporated	105	130	205	65	Surcharge - late filing fee	
Name	matruments meorporated	127	50	227	25	Surcharge - late provisional filing fee or cover sheet.	
Charge any additional fee required or credit any overpayment	Charge all indicated fees and any additional fee required or credit any overpayment	139	130	139	130	Non-English specification	
		147	2,520	147	2,520	For filing a request for reexamination	
2. Payment Enclo	ed:	112	920*	112	920*	Requesting publication of SIR prior to Examiner action	
Check	Money Other Order	113	1,840*	113	1,840*	Requesting publication of SIR after Examiner action	
FEE CA	CULATION	115	110	215	55	Extension for reply within first month	
1. BASIC FILING FEE		116	380	216	200	Extension of time within second month	
Larg Entity Small Entity e Fee (\$) Code (\$) Code 101 710 201 395 106 310 206 165		117	870	217	475	Extension of time within third month	
e Fee Fee Fee Fee (\$) Code (\$)	Fee Description Fee Paid	118	1,360	218	755	Extension of time within fourth month	
Code (\$)		128	1,850	228	1,030	Extension of time within fifth month	
101 710 201 395	Utility filing fee \$710	119	300	219	155	Notice of Appeal	
<u> </u> 106 310 206 165	Design filing fee \$	120	300	220	155	Filing a brief in support of an appeal	
	Plant filing fee \$	121	260	221	135	Request for oral hearing	
j 108 760 208 395	Reissue filing fee \$	138	1,510	138	1,510	Petition to institute a pubic use proceeding	
= 114 150 214 75	Provisional filing fee \$	140	110	240	55	Petition to revive - unavoidable	
	SUBTOTAL (1) (\$)710	141	1,210	241	660	Petition to revive - unintentional	
7.7.7.7.7.7.7.7.7.7.7.7.7.7.7.7.7.7.7.	(0). 10	142	1,210	242	660	Utility issue fee (or reissue)	
a 2. EXTRA CLAIM FEES		143 144	430 580	243 244	225 335	Design issue fee	
2. EXTRA CLAIM FEES	Fee	122	130	122	130	Plant issue fee Petitions to the Commissioner	
	a Claims from Fee Paid	123	50	123	50	Petitions related to provisional applications	
EXI	below	126	240	126	240	Submission of Information Disclosure Stmt.	
Total Claims 22 -20**=	2 x 18 = 36	581	40	581	40	Recording each patent assignment per	
Independent 6 -3** =	3 x 80 = 240		40	501	70	properly (time number of properties)	
Claims Multiple Dependent	260 =	146	760	246	395	Filing a submission after final rejection (37 L CFR 1.129(a))	
**or number previously paid, if greater;	or Reissue, see below	149	760	249	395	For each additional invention to be examined (37 CFR 1.129(b))	
Large Entity Small Ent	v l					L	
Fee Fee Fee Fe	Fee Description						
Code (\$) Code (\$ 103 18 203 1	Claims in excess of 20			:c.>		-	
		Otn	er fee (s	pecity)			
102 78 202 4	·						
104 260 204 13	' '					_	
109 78 209 4	**Reissue independent claims over original patent	Othe	er fee (s	pecify)			
110 18 210 1	**Reissue claims in excess of 20 and over original patent		· (•	,			
	SUBTOTAL (2) (\$) 276	*Redi	uced by Ba	sic Filing	Fee Paid	SUBTOTAL (3)	
SUBMITTED BY						Complete (if applicab	le)
Typed or Printed Name	Gerald E. Laws					Reg Number 39	,268
Signature	1 1151				ate	Deposit Account User ID	
Organica C	I Jeld//a			October	r 31, 2000		}

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re the Application of:

TI-26738

Eric J. Stotzer, et al.

Serial No:

Filed:

October 31, 2000

For:

Methods and Apparatus for Reducing the Size of Code With an Exposed

Pipeline by Encoding NOP Operations as Instruction Operands

PRELIMINARY AMENDMENT

Ass't Commissioner for Patents Washington, DC 20231

Dear Sir:

EXPRESS MAILING" Mailing Label No. EL547742154. Date of Deposit: October 31, 2000. I hereby certify that this paper is being deposited with the U.S. Postal Service Express Mail Post Office to Addressee Service under 37 CFR 1.10 on the date shown above and is addressed to: Ass't Commissioner for Patents, Washington, D.C. 20231.

Robin E. Barnum

Please amend the specification by inserting before the first line, the following sentence:

--This application claims priority under 35 USC §119(e)(1) of Provisional Application Number 60/173,795, filed December 30, 1999 (TI-26738P1); Provisional Application Number 60/183,357, filed February 18, 2000 (TI-26738P2); and Provisional Application Number 60/183,527, filed February 18, 2000 (TI-30302PS).--

Respectfully submitted,

Gerald E. Laws

Attorney for Applicant

Reg. No. 39,268

Texas Instruments Incorporated P.O. Box 655474, MS 3999 Dallas, TX 75265 (972) 917-5287

METHODS AND APPARATUS FOR REDUCING THE SIZE OF CODE WITH AN EXPOSED PIPELINE BY ENCODING NOP OPERATIONS AS INSTRUCTION OPERANDS

Eric J. Stotzer

Elana D. Granston

Alan S. Ward

BACKGROUND

Field of the Invention

The invention relates to methods and apparatus for reducing code size of instructions on a microprocessor or micro-controller, <u>e.g.</u>, on digital signal processing devices, with instructions requiring NOPs (hereinafter "processors"). In particular, the invention relates to methods and apparatus for reducing code size on architectures with an exposed pipeline, such as a very large instruction word (VLIW), by encoding NOP operations as an instruction operand.

Description of Related Art

VLIW describes an instruction-set philosophy in which a compiler packs a number of relatively simple, non-interdependent operations into a single instruction word. When fetched from a cache or memory into a processor, these words are readily broken up and the operations dispatched to independent execution units. VLIW may perhaps best be described as a software-or compiler-based, superscalar technology. VLIW architectures frequently have exposed pipelines.

Delayed effect instructions are instructions, in which one or more successive instructions may be executed before the initial instructions effects are complete. NOP instructions are inserted to compensate for instruction latencies. A NOP instruction is a dummy instruction that has no effect. It may be used as an explicit "do nothing" instruction that is necessary to compensate for latencies in the instruction pipeline. However, such NOP instructions increase code size. For example, NOPs may be defined as a multiple cycle NOP or a series of individual NOPs, as follows:

Example A:	Example B:
inst	inst
nop m	nop
	nop
	•••
	nop

NOPs occur frequently in code for VLIWs.

Often NOP instructions are executed for multiple sequential cycles. The c6x series architecture has a multi-cycle NOP for encoding a sequence of NOP instructions. c6000 platform, available from Texas Instruments, Inc., of Dallas, Texas, provides a range of fixed- and floating-point digital signal processors (DSPs) that enable developers of high-performance systems to choose the device suiting their specific application. The platform combines several advantageous feature with DSPs that achieve enhanced performance, improved cost efficiency, and reduced power dissipation. As some of the industry's most powerful processors, the c6000 platform, available from Texas Instruments, Inc., of Dallas, Texas, offers c62x fixed-point DSPs with performance levels ranging from 1200 million instructions per second (MIPS) up to 2400 MIPS. The c67x floating-point devices range from 600 million floating-point operations per second (MFLOPS) and to above the 1 GFLOPS (1 billion floating-point operations per second) level. To accommodate the performance needs of emerging technologies, the c6000 platform provides a fixed-point and floating-point code compatible roadmap to 5000 MIPS for the c62x generation fixed-point devices and to more than 3 GFLOPS for the floating-point devices.

Load (LD) and branch (B) instructions may have five (5) and six (6) cycle latencies, respectively. A latency may be defined as the period (measured in cycles or delay slots) within which all effects of an instruction are completed. Instruction scheduling is used to "fill" these latencies with other useful operations. Assuming that such other instructions are unavailable for execution during the instruction latency, NOPs are inserted after the instruction issues to maintain correct program execution. The following are examples of the use of NOPs in current pipelined operations:

Example 1a:

LD *a0, a5 % load a5 to a0 (one (1) cycle)

NOP 4 % no operations for four (4) cycles (delay slots)

ADD a5, 6, a7; % a5 value available

Example 2a:

B Label % a branch to label instruction (one (1) cycle)

NOP 5 % no operations for five (5) cycles (delay slots)

% branch occurs

Although NOPs are used to compensate for delayed effects of other instructions, NOPs may be associated with other types of instructions having a latency greater than one (1). Generally complex operations, load instructions that read memory, and control flow instructions (e.g., Branches) have latencies greater than one (1), and their execute phases may take multiple cycles.

Pipelining is a method for executing instructions in an assembly-line fashion. Pipelining is a design technique for reducing the effective propagation delay per operation by partitioning the operation into a series of stages, each of which performs a portion of the operation. A series of data is typically clocked through the pipeline in sequential fashion, advancing one stage per clock period.

The instruction is the basic unit of programming that causes the execution of one operation. It consists of an op-code and operands along with optional labels and comments. An instruction is encoded by a number of bits, N. N may vary or be fixed depending on the architecture of a particular device. For example, the c6x family of processors, available from Texas Instruments, Inc., of Dallas, Texas, has a fixed, 32-bit instruction word. A register is a small area of high speed memory, located within a processor or electronic device, that is used for temporarily storing data or instructions. Each register is given a name, contains a few bytes of information, and is referenced by programs.

In one example of an instruction pipeline, the pipeline may consist of fetch, decode, and execute stages. Each of these stages may take multiple cycles. For example, the instruction-fetch phase is the first phase of the pipeline. The phase in which the instruction is fetched from program-memory. The instruction-decode phase is the next phase of the pipeline; the phase in which the instruction is decoded. The operand-fetch phase is the third phase of the pipeline, in which an operand or operands are read from the register file. Operands are the parts of an

DC01:245967.1 -3-

PROVISIONAL PATENT APPLICATION DOCKET NO. TI-26738

instruction that designates where the central processing unit (CPU) will fetch or store information. The operand consists of the arguments (or parameters) of an assembly language instruction. Finally, in the instruction-execute phase, the instruction is executed. An instruction register (IREG) or (IR) is a register that contains the actual instruction being executed, and an instruction cache is an on-chip static RAM (SCRAM) that contains current instructions being executed by one of the processors.

-4-

SUMMARY OF THE INVENTION

Thus, a need has arisen for a method and apparatus for reducing or minimizing code size by reducing the number of NOP instructions and a method for reducing the total and average code size for codes developed for use with an exposed pipeline and on processors. Because the insertion of NOPs as separate instructions increases code size, by including the NOP as a field within an existing instruction, code size may be reduced.

Further, the need has arisen to reduce the cost of processors by reducing the memory requirements for such devices. Reducing code size reduces total system cost by lessening or minimizing the amount of physical memory required in the system. Reducing code size also may improve system performance by allowing more code to fit into on-chip memory, i.e., memory that is internal to the chip or device, which is a limited resource.

Moreover, the need has arisen to increase the performance and capabilities of existing processors by reducing the memory requirements to perform current operations. It also may improve performance in systems that have program caches.

In addition, the need has arisen for methods for reducing the total power required to perform the signal processing operations on existing and new devices. Reducing code size also reduces the amount of power used by a chip, because the number of instructions that are fetched may be reduced.

In an embodiment, the invention also is a method for reducing total code size in a device having an exposed pipeline, e.g., in a processor. The method may comprise the steps of determining a latency between a defining instruction, e.g., a load instruction, and a using instruction and inserting a NOP field into the defining or using instruction or into an intervening instruction. For example, latencies may be determined by searching the code to identify periods (measured in cycles or delay slots) within which all effects of an instruction are to be completed, e.g., branching steps involving the switching of program control to a nonsequential programmemory address. When inserted into the defining instruction, the NOP field defines the following latency following the defining instruction. When inserted into the using instruction, the NOP field defines the latency preceding the using instruction. Because the defining or using instruction may have insufficient space to accommodate the NOP field, it may be convenient or desirable to place the NOP field in an intervening instruction. Generally, defining instructions "define" the value of some variable, while using instructions employ a defined variable, e.g.,

DC01:245967.1 -5-

within some mathematical or logical operation. Further, when inserted into an intervening instruction, the NOP field may indicate that the delay occurs before or after the intervening instruction.

In another embodiment, the invention is a method for reducing total code size during branching, e.g., in a processor. The method may comprise the steps of determining a latency after a branch instruction for initiating a branch to a new (non-successive) point in an instruction stream, e.g., from a first point to a second point in an instruction stream, and inserting a NOP field into the branch instruction.

In yet another embodiment, the invention is an apparatus having reduced total code size. The apparatus may comprise a processor including at least one defining instruction followed by at least one using instruction wherein a latency between the at least one defining instruction, e.g., a load instruction, and the at least one using instruction. The at least one defining or the at least one using instruction or an intervening instruction may include a NOP field. As noted above, when inserted into the defining instruction, the NOP field defines the following latency following the defining instruction. When inserted into the using instruction, the NOP field defines the latency preceding the using instruction. Further, when inserted into an intervening instruction, the NOP field may indicate that the delay occurs before or after the intervening instruction.

In still another embodiment, the invention is an apparatus for reducing total code size during branching. The apparatus may comprise a processor including at least one branch instruction for branching to a new (non-successive) point in an instruction stream, e.g., from a first point to a second point in an instruction stream,. A latency exists in a shift between the first point and the second point, e.g., the latency following a branch instruction. The at least one branch instruction includes a NOP field corresponding to the latency.

In yet a further embodiment, the invention is a method comprising the steps of locating at least one delayed effect instruction followed by NOPs (either serially or as a multiple-cycle NOP), such as load or branch instructions, within a code; deleting the NOPs from the code; and inserting a NOP field into a delaying instruction, such as the at least one delayed effect instruction. Alternatively, the NOPs may be replaced by including a NOP field in an intervening instruction or another appropriately positioned instruction within the code. Further, the NOPS may precede or follow the delaying instruction. In addition, once delayed effect

DC01:245967.1 -6-

instructions have been located, the code may be reordered to facilitate replacement of NOPs with NOP fields.

In still a further embodiment, the invention is an apparatus comprising a processor including a code containing at least one delayed effect instruction. At least one of the at least one delayed effect instructions includes a NOP field, thereby replacing NOPs.

Other objects, features, and advantages will be apparent to persons skilled in the art by the following detailed description.

BRIEF DESCRIPTION OF THE DRAWINGS

The present invention may be more readily understood with reference to the following drawings in which:

- Fig. 1 is a block diagram of a digital signal processor (DSP);
- Fig. 2 depicts a top level block diagram of an A unit group supporting arithmetic and logical operations of the DSP core;
- Fig. 3 depicts a top level block diagram of an S unit group supporting shifting, rotating, and Boolean operations of the DSP core;
- Fig. 4a depicts an example of a 32-bit Opcode showing the incorporation of instructions relating to *src1* and *src2* to perform a relative branch with NOPs (BNOP) operation; and Fig. 6b depicts the pipeline format for performing a relative BNOP operation; and
- Fig. 6a depicts an example of a 32-bit Opcode showing the incorporation of instructions relating to *src2* and *src1* to perform an absolute BNOP operation, and Fig. 6b depicts the pipeline format for performing an absolute BNOP operation.

DETAILED DESCRIPTION OF PREFERRED EMBODIMENTS

Each .M unit may perform two 16x16 bit multiplies and four 8x8 bit multiplies every clock cycle. Special communications-specific instructions, such as SHFL, DEAL, and GMPY4, are associated with the .M unit to address common operations in error-correcting codes. Bit-count, Bit-Reverse, and Rotate hardware on the .M unit extends support for bit-level algorithms, such as binary morphology, image metric calculations and encryption algorithms.

Increased orthogonality of the Instruction Set Architecture is provided, such that the .M unit may perform bi-directional variable shifts in addition to the .S unit's ability to do shifts. Such bi-directional shifts directly assist voice-compression codecs (vocoders).

The Microprocessor

Fig. 1 is a block diagram of a microprocessor 1 which has an embodiment of the present invention. Microprocessor 1 is a VLIW digital signal processor ("DSP"). In the interest of clarity, figure 1 only shows those portions of microprocessor 1 that are relevant to an understanding of an embodiment of the present invention. Details of general construction for DSPs are well known, and may be found readily elsewhere. For example, U.S. Patent No. 5,072,418 issued to Frederick Boutaud et al., describes a DSP in detail and is incorporated herein by reference. U.S. Patent No. 5,329,471 issued to Gary Swoboda et al., describes in detail how to test and emulate a DSP and is incorporated herein by reference. Details of portions of microprocessor 1 relevant to an embodiment of the present invention are explained in sufficient

DC01:245967.1 -9-

detail hereinbelow, so as to enable one of ordinary skill in the microprocessor art to make and use the invention.

In microprocessor 1 there are shown a central processing unit (CPU) 10, data memory 22, program memory 23, peripherals 60 and an external memory interface (EMIF) with a direct memory access (DMA) 61. CPU 10 further has an instruction fetch/decode unit 10a-c, a plurality of execution units, including an arithmetic and load/store unit D1, a multiplier M1, an ALU/shifter unit S1, an arithmetic logic unit ("ALU") L1, a shared multiport register file 20a from which data are read and to which data are written. Decoded instructions are provided from the instruction fetch/decode unit 10a-c to the functional units D1, M1, S1, and L1 over various sets of control lines which are not shown. Data are provided to/from the register file 20a from/to to load/store units D1 over a first set of busses 32a, to multiplier M1 over a second set of busses 34a, to ALU/shifter unit S1 over a third set of busses 36a and to ALU L1 over a fourth set of busses 38a. Data are provided to/from the memory 22 from/to the load/store units D1 via a fifth set of busses 40a. Note that the entire data path described above is duplicated with register file 20b and execution units D2, M2, S2, and L2. Instructions are fetched by fetch unit 10a from instruction memory 23 over a set of busses 41. Emulation circuitry 50 provides access to the internal operation of integrated circuit 1 which may controlled by an external test/development system (XDS) 51.

External test system 51 is representative of a variety of known test systems for debugging and emulating integrated circuits. One such system is described in U.S. Patent No. 5,535,331, which is incorporated herein by reference. Test circuitry 52 contains control registers and parallel signature analysis circuitry for testing integrated circuit 1.

Note that the memory 22 and memory 23 are shown in Fig. 1 to be a part of a microprocessor 1 integrated circuit, the extent of which is represented by the box 42. The memories 22-23 may just as well be external to the microprocessor 1 integrated circuit 42, or part of it may reside on the integrated circuit 42 and part of it be external to the integrated circuit 42.

When microprocessor 1 is incorporated in a data processing system, additional memory or peripherals may be connected to microprocessor 1, as illustrated in Figure 1. For example, Random Access memory (RAM) 70, a Read Only Memory (ROM) 71 and a Disk 72 are shown connected via an external bus 73. Bus 73 is connected to the External Memory Interface (EMIF) which is part of functional block 61 within microprocessor 42. A Direct Memory Access (DMA)

DC01:245967.1 -10-

controller is also included within block 61. The DMA controller is generally used to move data between memory and peripherals within microprocessor 1 and memory and peripherals which are external to microprocessor 1.

Register File Cross Paths

Each functional unit reads directly from and writes directly to the register file within its own data path. This is, the .L1, .S1, .D1, and .M1 units write to register file A and the .L2, .S2, .D2, and .M2 units write to register file B. The register files are connected to the opposite-side register file's functional units via the 1X and 2X cross paths. These cross paths allow functional units from one data path to access a 32-bit operand from the opposite side's register file. The 1X cross path allows data path A's functional units to read their source from register file B. Similarly, the 2X cross path allows data path B's functional units to read their source from register file A.

All eight of the functional units have access to the opposite side's register file via a cross path. The .M1, .M2, .S1, .S2, .D1 and .D2 units' src2 inputs are selectable between the cross path and the same side register file. In the case of the .L1 and .L2 both src1 and src2 inputs also are selectable between the cross path and the same-side register file.

Only two cross paths, 1X and 2X, exist in this embodiment of the architecture. Thus, the limit is one source read from each data path's opposite register file per cycle, or a total of two cross-path source reads per cycle. Advantageously, multiple units on a side may read the same cross-path source simultaneously. Thus the cross path operand for one side may be used by any one, multiple or all the functional units on that side in an execute packet. In the C62x/C67x, available from Texas Instruments, Inc, of Dallas Texas, only one functional unit per data path, per execute packet may obtain an operand from the opposite register file.

A delay clock cycle is introduced whenever an instruction attempts to read a register via a cross path that was updated in the previous cycle. This is known as a cross path stall. This stall is inserted automatically by the hardware; no NOP instruction is required. However, no stall is introduced if the register being read is the destination for data loaded by a LDx instruction.

Memory, Load, and Store Paths

Processor 10 supports double word loads and stores. There are four 32-bit paths for loading data for memory to the register file. For side A, LD1a is the load path for the 32 LSBs; LD1b is the load path for the 32 MSBs. For side B, LD2a is the load path for the 32 LSBs;

LD2b is the load path for the 32 MSBs. There are also four 32-bit paths, for storing register values to memory from each register file. ST1a is the write path for the 32 LSBs on side A; ST1b is the write path for the 32 MSBs for side A. For side B, ST2a is the write path for the 32 LSBs; ST2b is the write path for the 32 MSBs.

Some of the ports for long and double word operands are shared between functional units. This places a constraint on which long or double word operations may be scheduled on a datapath in the same execute packet.

Fig. 2 is a top level block diagram of a A unit group 78, which supports a portion of the arithmetic and logic operations of DSP core 44. A unit group 78 handles a variety of operation types requiring a number of functional units including A adder unit 128, A zero detect unit 130, A bit detection unit 132, A R/Z logic unit 134, A pack/replicate unit 136, A shuffle unit 138, A generic logic block unit 140, and A div-seed unit 142. Partitioning of the functional sub-units is based on the functional requirements of A unit group 78, emphasizing maximum performance while still achieving low power goals. There are two input muxes 144 and 146 for the input operands, both of which allow routing of operands from one of five sources. Both muxes have three hotpath sources from the A, C and S result busses, and a direct input from register file 76 in the primary datapath. In addition, src1 mux 144 may pass constant data from decode unit 62, while src2 mux 146 provides a path for operands from the opposite datapath. Result mux 148 is split into four levels. Simple operations which complete early in the clock cycle are pre-muxed in order to reduce loading on the critical final output mux. A unit group 78 also is responsible for handling control register operations 143. Although no hardware is required, these operations borrow the read and write ports of A unit group 78 for routing data. The src2 read port is used to route data from register file 76 to valid configuration registers. Similarly, the write port is borrowed to route configuration register data to register file 76.

Fig. 3 is a top level block diagram of S unit group 82, which is optimized to handle shifting, rotating, and Boolean operations, although hardware is available for a limited set of add and subtract operations. S unit group 82 is unique in the most of the hardware may be directly controlled by the programmer. S unit group 82 has two more read ports than the A and C unit groups, thus permitting instructions to operate on up to four source registers, selected through input muxes 144, 146, 161, and 163. Similar to the A and C unit groups, the primary execution functionality is performed in the Execute cycle of the design. S unit group 82 has two major

DC01:245967.1 -12-

functional units: 32-bit S adder unit 156, and S rotate/Boolean unit 165. S rotate/Boolean unit 165 includes S rotator unit 158, S mask generator unit 160, S bit replicate unit 167, S unpack/sign extend unit 169, and S logical unit 162. The outputs from S rotator unit 158, S mask generator unit 160, S bit replicate unit 167, and S unpack/sign extend unit 169 are forwarded to S logical unit 162. The various functional units that make up S rotate/Boolean unit 165 may be utilized in combination to make S unit group 82 capable of handling very complex Boolean operations. Finally, result mux 148 selects an output from one of the two major functional units, S adder unit 156 and S rotate/Boolean unit 165, for forwarding to register file 76.

Data flow enhancements include increased instruction set efficiency, including variable shift operations. A BNOP instruction helps reduce the number of instructions required to perform a branch when NOPs are needed to fill the delay slots of a branch. Pipeline discontinuities may arise from various causes, such as memory stalls, the STP instruction, and multi-cycle NOPs. The NOP count instruction provides count cycles for NOPs. If the count is greater than or equal to two (2), the NOP is a multi-cycle NOP. A NOP 2, for example, fills in extra delay slots for the instructors in the execute packet in which it is contained and for all previous execute packets. Thus if a NOP 2 is in parallel with an MPY instruction, the MPY's results are made available for use by instructions in the next execute packet. If the delay slots of a branch complete while a multi-cycle NOP is dispatching NOPs into the pipeline, the branch overrides the multi-cycle NOP, and the branch target begins execution after 5 delay slots. In still another embodiment of the present invention, there are no execute packet boundary restrictions, thereby eliminating a need to pad a fetch packet by adding unneeded NOP instructions.

A method for reducing total code size according to this invention may comprise the steps of determining a latency between a defining instruction, such as a load instruction (LD), and a using instruction, such as an arithmetic instruction (e.g., ADD), to perform a pipelined operation. At least one intervening instruction may be identified between the defining instruction and the using instruction. See Example 1c below. A NOP field then may be inserted into the at least one of the defining and using instructions. For example, the order of the instructions may differ based on the placement of the NOPs:

1st order	2nd order
inst.1	inst.1
nop.4	inst.2
inst.2	nop.4
inst.3	inst.3

Although the NOP field may be inserted in at any point within the instruction, it may most conveniently be inserted at the end of the instruction, e.g., LD *a0, a5,4. In this example, "4" is the NOP field.

Although the method and apparatus of this invention may be used with either load or branch instructions, the branch instructions tend to have more room to receive the additional NOP field. Thus, in a method for reducing total code size during branching, the method may comprise the steps of determining a latency in a shift between a first pipelined operation and a second pipelined operation. The latency may be determined by identifying the branch instruction and the first and second pipelined operations. Further the method may conclude by adding a NOP field to an end of the branch instruction, e.g., B label, 5. In determining the latencies within a code, the code ay be manually or automatically searched to locate sections of code, such as branch operations which will necessitate latencies or delays. Alternatively, a particular program may be run and analyzed to determine whether the latencies within the program.

An apparatus achieving reduced total code size as a result of this invention may comprise a digital signal processor (DSP), such as a c6x series DSP, available from Texas Instruments, Inc., of Dallas, Texas. The DSP may be encoded with at least one defining instruction and at least one using instruction separated by a latency, for performing a given pipelined operation. As indicated above, a NOP field may be affixed to the end of at least one of the intervening instructions.

Finally, an apparatus for reducing total code size during branching, also may comprise a processor including at least one branch instruction for shifting between a first pipelined operation and a second pipelined operation. The branch instruction and the first and second pipelined operations may determine a latency required to terminate the first pipelined operation between the branch instruction and the branch occurrence. In this apparatus, the NOP field may be

DC01:245967.1 -14-

affixed to the end of the branch instruction. In the apparatus described herein, the operations and instructions may be performed by software, hardware structures, or a combination thereof.

The invention will be further clarified by a consideration of the following examples, which are intended to be purely exemplary of the use of the invention. As demonstrated by the following examples, the NOP operation may be encoded into or onto the instruction, such that the NOP is an operation issued in parallel with the instruction requiring the latency. Referring to the examples set forth above, the following examples show the code rewritten according to the present invention:

Example 1b:

LD *a0, a5,4 % "4" (i.e., four (4) cycles or delay slots) is the NOP field ADD a5, 6, a7 % a5 value available

Example 2b:

B label, 5 % "5" (i.e., five (5) cycles or delay slots) is the NOP field

branch occurs

As may be seen from these examples, the NOP field is an instruction operand that ranges from 0 to the maximum latency of the instruction. Nevertheless, other ranges may be applied that may result in further savings on op-code encoding space. Another example is provided below for the LD instruction of Example 1b, in which a value less than maximum latency is used because other instructions are to be scheduled in the instruction's delay slots.

Example 1c:

LD*a0, a5, 3 % "3" (i.e., three (3) cycles or delay slots) is the NOP field ADD a3, 5, a3 % a new instruction is inserted into the 4th delay slot ADD a3, 6, a7 % a5 value available

In still another embodiment of the invention, the latency may be identified within a Branch instruction performing a relative branch with NOPs, <u>i.e.</u>, a BNOP. An operation code or Opcode may be the first byte of the machine code that describes a particular type of operation and the combination of operands to the central processing unit (CPU). For example, the Opcode for the BNOP instruction may be formed by the combination of a BNOP (.unit) code coupled with the identification of a starting source (src2) and an ending source (src1) code, <u>e.g.</u>, .unit=.S1,.S2. In this format, the src2 Opcode map field is used for the scst12 operand-type unit to perform a relative branch with NOPs using the 12-bit signed constant specified by src2. The

constant is shifted two (2) bits to the left, then added to the address of the first instruction of the fetch packet that contains the BNOP instruction. Referring to Fig. 4a, an example of a 32-bit Opcode is depicted showing the incorporation of instructions relating to src2 and src1.

The result is placed in the program fetch counter (PFC). Fetch is that portion of a computer cycle during which the next instruction is retrieved from memory. A fetch packet is a block of program data containing up to eight (8) instructions.

The 3-bit unsigned constant, which may be specified in *src1*, provides the number of delay slot NOPs to be inserted, <u>e.g.</u>, from zero (0) to five (5). Thus, for example, with *src1*=0, no delay slot NOPs are inserted. Consequently, this instruction reduces the number of instructions required to perform a branch operation when NOPs are required to fill the delay slots of a branch.

The following is as an example of such a reduction in the number of instructions required to perform a BNOP. Previously, the code to perform this function would be as follow:

B .S1 Label

NOP N

LABEL: ADD.

According to the present invention, this instruction may be replaced by:

B .S1 Label,N

LABEL: ADD

where N is the number of delay slot NOPS to be inserted. Moreover, although BNOP instructions may be predicated, the predication conditions control whether or not a branch is taken, but they do not control the insertion of NOPs. Consequently, when implementing the BNOP instruction, the number of NOPs specified by N are inserted, regardless of the predication condition.

Only one branch instruction may be executed per cycle. If two (2) branch condition controls are in the same execute packet, <u>i.e.</u>, a block of instructions that execute in parallel, and if both are accepted, the program behavior is undefined. Further, when a predicated BNOP instruction is used with a NOP count greater than five (5), a C64X processor, available from Texas Instruments, Inc., of Dallas Texas, will insert the total number of delay slots requested, only when the predicated condition is false. For example, the following set of instructions insert seven (7) cycles of NOPs into the BNOP instruction:

ZERO .L1 A0

[A0] BNOP .S1 LABEL,7.

Thus, the branch is not taken, and seven (7) cycles of NOPs are inserted. Conversely, when a predicated BNOP instruction is used with a NOP count greater than five (5) and the predication condition is true, the branch will be taken and the multi-cycle NOP will be simultaneously terminated. For example, . For example, the following set of instructions insert only five (5) cycles of NOPs into the BNOP instruction:

MVK .D1 1,A0

[A0] BNOP .S1 LABEL,7.

Thus, the branch is taken, and five (5) cycles of NOPs are effectively inserted.

This is executed as follows:

Referring to Fig. 4b, the pipeline format for performing this branch instruction is depicted. In particular, this figure depicts the relationship between the Read (src2) and Write (PC) steps and the Target Instructions, where the branch is taken at PCE1.

As an example, the instruction: BNOP .S1 30h, 2; calls for certain information in Target Instruction PCE to be moved to PC after the branch is taken. Thus, the following shows the register state before and after the delayed move.

Before Instruct	tion	After Branch is Tal	<u>cen</u>
PCE1 0100 05	00h	PCE1 []
PC []	PC 0100 0500h	

In yet another embodiment of this invention, an operation code or Opcode again may be the first byte of the machine code that describes a particular type of operation and the combination of operands to the central processing unit (CPU). For example, the Opcode for the BNOP instruction again may be formed by the combination of a BNOP (.unit) code coupled with the identification of a starting source (src2) and an ending source (src1) code, e.g., .unit=.S2. In this format, the src2 Opcode map field is used for the xunit operand-type unit to perform a

absolute branch with NOPs. The register specified in src2 is placed in the program fetch counter (PFC), described above. The 3-bit unsigned constant specified in src1, provides the number of delay slots NOPs to be inserted, e.g., from zero (0) to five (5).). Thus, for example, with src1=0, no delay slot NOPs are inserted. Consequently, this instruction also reduces the number of instructions required to perform a branch operation when NOPs are required to fill the delay slots of a branch. Referring to Fig. 5a, an example of a 32-bit Opcode is depicted showing the incorporation of instructions relating to src2 and src1.

The following is as an example of such a reduction in the number of instructions required to perform a BNOP. Previously, the code to perform this function would be as follow:

B .S2 B3

NOP N

According to the present invention, this instruction may be replaced by:

B .S2 B3,N

where N is the number of delay slot NOPS to be inserted. Moreover, although this BNOP instruction only may be executed on the .S2 functional unit, *src2* may be read from either register file by using a cross-path if necessary.

BNOP instructions again may be predicated. The predication condition controls whether or not the branch is taken, but this condition does not effect the insertion of NOPs. BNOP always inserts the number of NOPs specified by N, regardless of the predication condition.

As noted above, only one branch instruction may be executed per cycle. If two (2) branch condition controls are in the same execute packet and if both are accepted, the program behavior is undefined. Further, when a predicated BNOP instruction is used with a NOP count greater than five (5), a C64X processor, available from Texas Instruments, Inc., of Dallas Texas, will insert the total number of delay slots requested, only when the predicated condition is false. For example, the following set of instructions insert seven (7) cycles of NOPs into the BNOP instruction:

ZERO .L1 A0

[A0] BNOP .S1 B3,7.

Thus, the branch is not taken, and seven (7) cycles of NOPs are inserted. Conversely, when a predicated BNOP instruction is used with a NOP count greater than five (5) and the predication condition is true, the branch will be taken and the multi-cycle NOP will be simultaneously

terminated. For example, . For example, the following set of instructions insert only five (5) cycles of NOPs into the BNOP instruction:

MVK .D1 1,A0 [A0] BNOP .S1 B3,7.

Thus, the branch is taken, and five (5) cycles of NOPs are effectively inserted.

This is executed as follows:

Referring to Fig. 5b, the pipeline format for performing this branch instruction is depicted. In particular, this figure depicts the relationship between the Read (src2) and Write (PC) steps and the Target Instructions, where the branch is taken at PCE1.

As an example, the instruction: BNOP .S2 A5, 2; calls for certain information in Target Instruction PCE to be moved to PC after the branch is taken. Thus, the following shows the register state before and after the delayed move.

Before Instruction	<u>l</u>	After Branch is Taker	<u>n</u>
PCE1 0010 0c00h	l	PCE1 []
PC []	PC 0100 f000h	
A5 0100 f000h		A5 0100 f000h	

Although the invention has been described with respect to preferred embodiments, the foregoing description and examples are intended to be merely exemplary of the invention. The true scope and spirit of the invention is not intended to be limited by the foregoing description and examples, but instead is intended to be commensurate with the scope of the following claims. Variations and modifications on the elements of the claimed invention will be apparent to persons skilled in the art from a consideration of this specification or practice of the invention disclosed herein.

DC01:245967.1 -19-

CLAIMS

We claim:

- 1. A method for reducing total code size, comprising the steps of:

 determining a latency between a defining instruction and a using instruction and inserting a NOP field into at least one of said defining and using instruction.
- 2. The method of claim 1, wherein said NOP field is inserted into said defining instruction.
- 3. The method of claim 1, wherein said NOP field is inserted into said using instruction.
- 4. The method of claim 2, wherein said NOP field is inserted at an end of said defining instruction.
- 5. The method of claim 3, wherein said NOP field is inserted at an end of said defining instruction.
- 6. A method for reducing total code size during branching, comprising the steps of determining a latency after a branch instruction for initiating a branch from a first point to a second point in an instruction stream, and

inserting a NOP field into said branch instruction.

- 7. The method of claim 6, wherein said branch NOP field is affixed to an end of said branch instruction.
- An apparatus having reduced total code size, comprising a processor including at least one defining instruction followed by at least one using instruction, wherein a latency exists between said at least one defining instruction and said at least one using instruction and wherein at least one of said at least one defining and using instruction includes a NOP field.
- 9. The apparatus of claim 8 wherein said NOP field is inserted into said defining instruction.
- 10. The apparatus of claim 8, wherein said NOP field is inserted into said using instruction.
- 11. The apparatus of claim 9, wherein said NOP field is inserted at an end of said defining instruction.
- 12. The apparatus of claim 10, wherein said NOP field is inserted at an end of said defining instruction.
- 13. An apparatus for reducing total code size during branching, comprising a processor including at least one branch instruction for branching from a first point to a second point in an instruction stream, , such that a latency exists in the branching between said first point and said second point, and said at least one branch instruction includes a NOP field.


DC01:245967.1 -20-

- 14. The apparatus of claim 13, wherein said branch NOP field is affixed to an end of said branch instruction.
- 15. A method for reducing total code size comprising the steps of locating at least one delayed effect instruction followed by NOPs within a code; deleting said NOPs from said code; and inserting a NOP field into a delaying instruction.
- 16. The method of claim 15, wherein said delaying instruction is said locating at least one delayed effect instruction.
- 17. The method of claim 15, wherein a portion of said deleted NOPS precede said delaying instruction.
- 18. The method of claim 15, wherein said delayed effect instruction is a load instruction.
- 19. The method of claim 15, wherein said delayed effect instruction is a branch instruction.
- 20. An apparatus for reducing total code size comprising a processor including a code containing at least one delayed effect instruction, wherein said least one of the at least one delayed effect instructions includes a NOP field.
- 21. The apparatus of claim 20, wherein said at least one delayed effect instruction is a load instruction.
- 22. The apparatus of claim 20, wherein said at least one delayed effect instruction is a branch instruction.


-21-

METHODS AND APPARATUS FOR REDUCING THE SIZE OF CODE WITH AN EXPOSED PIPELINE BY ENCODING NOP OPERATIONS AS INSTRUCTION OPERANDS ABSTRACT OF THE DISCLOSURE


A method for reducing total code size in a processor having an exposed pipeline may include the steps of determining a latency between a load instruction, and a using instruction and inserting a NOP field into the defining or using instruction. When inserted into the load instruction, the NOP field defines the following latency following the load instruction. When inserted into the using instruction, the NOP field defines the latency preceding the using instruction. In addition, a method for reducing total code size during branching may include the steps of determining a latency following a branch instruction for initiating a branch from a first point to a second point in an instruction stream, and inserting a NOP field into the branch instruction. Further, a method according to this invention may include the steps of locating delayed effect instructions followed by NOPs, such as load or branch instructions, within a code; deleting the NOPs from the code; and inserting a NOP field into the delayed effect instructions. Apparatus according to this invention may include a processor including a code containing a delayed effect instruction, wherein the delayed effect instruction includes a NOP field.



THE RESERVE AND THE PROPERTY OF THE PROPERTY O



The first of the f



And the Co. Lot he was some in the control of the c

П

2

吕

Ă

S

딥

src2

READ

ည

WRITTEN

FIG. 4a

E1 PS PW PR DP DC E1			×	
13	src2	S		V
PIPELINE STAGE	READ	WRITTEN	BRANCH TAKEN	INIT IN USF

FIG. 5b

.S2

UNIT IN USE

BRANCH TAKEN

F1G. 5a

	0	Ω.	-
-	2	s (_
	3	0 0	
	4	-	
	2	-	
	9	-	
	/	—	
	œ	0	10
	6	0	
	10	0	
	Ξ	0	
	13 12 11	×	-
	13		
	14	_	
	15)pfield	5
	16 15	0	
	18 17	•	
	19		
	20 19	Src	2
	21		
	22		
	23	-	
	24		
	25	dst	5
	26		
	27		
	29 28 27	. 2	-
	29	-	
	30	creg	2
	31	J	
OPCODE	OFFSET	NAME	WIDTH

PIPELINE STAGE	E1	E2	E3	E4
READ	src2			
WRITTEN				dst
UNIT IN USE	¥.			

FIG. 6b

PAGE 1 OF 1

9 meses

E:

APPLICATION FOR UNITED STATES PATENT DECLARATION AND POWER OF ATTORNEY

As a below named inventor, I declare that my residence, post office address and citizenship are as stated below next to my name; that I verily believe that I am the original, first and sole inventor if only one name is listed below, or an original, first and joint inventor if plural inventors are named below, of the subject matter which is claimed and for which a patent is sought on the invention entitled as set forth below, which is described in the attached specification of Application Serial No. 60/183,357, filed 02/18/00; that I have reviewed and understand the contents of the specification, including the claims, as amended by any amendment specifically referred to in the oath or declaration; that no application for patent or inventor's certificate on this invention has been filed by me or my legal representatives or assigns in any country foreign to the United States of America; and that I acknowledge my duty to disclose information which is material to the patentability of this application in accordance with Title 37, Code of Federal Regulations, Section 1.56;

I further declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true, and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under section 1001 of Title 18 of the United States Code, and that such willful false statements may jeopardize the validity of the application or any patent issuing thereon.

TITLE OF INVENTION: सः तदा स्था Methods and Apparatus for Reducing the Size of Code with an Exposed Pipeline by Encoding NOP 10 **Operations as Instruction Operands** I HEREBY APPOINT THE FOLLOWING ATTORNEYS TO PROSECUTE THIS APPLICATION AND TRANSACT POWER OF ATTORNEY: ALL BUSINESS IN THE PATENT AND TRADEMARK OFFICE CONNECTED THEREWITH ĝ. 2 Frederick J. Telecky, Jr., #29,979; Jay M. Cantor, #19,906; C. Alan McClure, #31,041; William B. Kempler, #28,228; Robert D. Marshall, #28,527; Gerald E. Laws, 39,268; James F. Hollander, #27,802; Robby Holland, #33,304; Rebecca Mapstone-Lake, #36,208. SEND CORRESPONDENCE TO: DIRECT TELEPHONE CALLS TO: 13 Gerald E. Laws Texas Instruments Incorporated Gerald E. Laws P.O. Box 655474, MS 3999 (972) 917-5287 Dallas, TX 75265 NAME OF INVENTOR: (1) NAME OF INVENTOR: (2)NAME OF INVENTOR: (3)Eric J. Stotzer Elana D. Granston Alan S. Ward RESIDENCE & POST OFFICE ADDRESS: RESIDENCE & POST OFFICE ADDRESS: RESIDENCE & POST OFFICE ADDRESS: 5225 Memorial Drive 6122 Hansford Lane 2211 Cypress Run Drive Houston, Texas 77007 Sugar Land, Texas 77479 Sugar Land, Texas 77478 COUNTRY OF CITIZENSHIP: COUNTRY OF CITIZENSHIP: COUNTRY OF CITIZENSHIP: **United States United States United States** SIGNATURE OF INVENTOR: SIGNATURE OF INVENTOR: SIGNATURE OF INVENTOR DATE: 9/12/2000 DATE